

LAB: OPERATION OF PASTEURIZATION PROCESS CONTROL Using Xilinin ISE 9.2i Project Navigator and Spartan 3E FPGA Development Board with Schematic and DHDL

Digital Fundamentals: {Insert Module Name}

Acknowledgements

Subject Matter Experts: Bassam Matar, Faculty at Chandler-Gilbert Community College, Chandler, Arizona and Ui Luu from Glendale College, Glendale, Arizona. *Funded by NSF*

Purpose

The goal of this lab is to learn the use of Spartan 3E FPGA development board from Xilinx and how to create the hardware connections between the development board and your PC.

Systems Rationale

In previous labs, you became familiar with TTL technology and bread boarding. In this lab, you will become familiar with a modern way of digital technology using one of the leading digital design software applications from "Xilinx" and interfacing this with the Spartan 3E FPGA development board. Combinational Logic Circuits are used to make decisions based on a series of true statements that can be laid out in a truth table. In previous years the 74/54xx, family (TTL) circuits were used to design and build basic combinational logic circuits. In this lab activity, we will use the software application Xilinx Project Navigator (ISE9.2i) to program the Operation of Pasteurization Process Control to the Spartan 3E FPGA development board.

System Concepts

This system covers the following system concepts (signified by an X):

- X S1. A system can be defined in terms of its functional blocks i.e., a "structured functional unit."
- X_S2. A system has a purpose, transforms inputs into outputs to achieve a goal.
- ____S3. A system is defined by the flow of materials, energy and information, between its functional units.
- X_S4. A system may be open or closed. In an open system additional inputs are accepted from the environment.
- X_S5. A system is more than the sum of its parts. Individual components can never constitute a system.
- X_S6. A system provides feedback to the operator and services to the user. Some system functions may involve operator action.

Operations of Pasteurization Process Contról Digital Fundamentals



_____S7. Systems have unique problems.

Learning Outcomes

{selected from the list from the SLO Tab from eSyst. Put the appropriate link in as well; i.e. http://www.esyst.org/Courses/DC-AC/_delivery/index.php}

For a full course SLOs, click the link and click SLO tab.

Learning Objectives

- 1. Getting familiar with Spartan 3E FPGA board. The advantage of this board is programmed through USB port. JTAG port is used to program previous versions.
- Implement the VHDL and User Constraint File "ucf" that maps the input and output signals to the Spartan 3E FPGA using Xilinx[®] ISE 9.2i, compile and simulate for Xilinx Spartan 3E FPGA
- 3. Test the Results
- 4. Compare your results with the traditional way of TTL technology and bread boarding.

Grading Criteria

Your grade will be determined by your instructor.

Time Needed

Instructor Setup/Cleanup:

This will vary depending on the particular lab room arrangement and storage systems available at your institution.

Student Lab Performance:

It should take students approximately 2-3 hours to work through the entire lab.

Student Lab Deliverables:

It should take students approximately {insert time, e.g. 2.5 hours} of homework time to create the {insert deliverable name(s)}.

Materials, Equipment, & Supplies Needed

Quantity
1
1/student

Special Safety Requirements

{Insert special safety requirements text from student guide}.

No serious hazards are involved in this laboratory experiment, but be careful to connect the components with the proper polarity to avoid damage.

Operation of Pasteurization Process Control



Lab Preparation

- Review your PLD lecture from your class.
- Read the lab and the attached appendix to gain familiarity with the FPGA development board

Equipment and Materials

Each team of students will need the test equipment, tools, and parts specified below. Students should work in teams of two or three.

Test Equipment and Power Supplies	Quantity
The following items from the Xilinx:	1
 Free software ISE <i>WebPACK</i> (www.xilinx.com) that can be installed on your personal computer or full version of Xilinx in your classroom Spartan-3E Starter Kit, including download cable and power supply 	
Switch Module	2

Additional References:

1. Xilinx Spartan 3E FPGA Reference Manual and Schematic from:

http://www.digilentinc.com/Products/Detail.cfm?Prod=S3EBOARD&Nav1=Products&Nav2=Programmable



System Interface Description



Consider the system block diagram / Beer Pasteurization Process Control using FPGA (Figure 1).

The system consists of a process controller implemented by FPGA interacts with a microbrewer model implemented by a PC with the following I/O interface:

Operation of Pasteurization Process Control

Digital Fundamentals



- Inputs from Microbrewer model
 - Reset
 - Level Sensor
 - Temperature Sensor
- Output controls:
 - Inlet Valve
 - Heater
 - Chiller
 - Pump

The process controller operates in 4 states:

- State S0:
 - Turn OFF Pump
 - Turn on Inlet Valve
 - When Level =1 (container full), transition to State S1
- State S1:
 - Turn OFF Inlet Valve
 - Turn ON Heater
 - When Temp = 1 (Hot), transition to State S2
- State S2:
 - Turn OFF Heater
 - Turn ON Chiller
 - When Temp = 0 (Cold), transition to State S3
- State S3:
 - Turn OFF Chiller
 - Turn ON Pump
 - When Level = 0 (container empty), transition to State S0

State Diagram



Input: LT (L: Level Sensor) (T: Temperature Sensor) Outputs: PVHC (P: Pump, V: Inlet Valve, H: Heater, C: Chiller)



State Table

Reset	Level	Temp	Current State	Pump	Valve	Heater	Chiller
0	0	0	S₀	OFF	ON	OFF	OFF
0	0	1	So	OFF	ON	OFF	OFF
0	1	0	S ₀	OFF	OFF	ON	OFF
0	1	1	S ₀	OFF	OFF	ON	OFF
0	0	0	S₁	OFF	ON	OFF	OFF
0	0	1	S ₁	OFF	ON	OFF	OFF
0	1	0	S ₁	OFF	OFF	OFF	ON
0	1	1	S₁	OFF	OFF	OFF	ON
0	0	0	S ₂	ON	OFF	OFF	OFF
0	0	1	S ₂	OFF	OFF	OFF	ON
0	1	0	S ₂	ON	OFF	OFF	OFF
0	1	1	S ₂	OFF	OFF	OFF	ON
0	0	0	S₃	OFF	ON	OFF	OFF
0	0	1	S₃	OFF	ON	OFF	OFF
0	1	0	S₃	ON	OFF	OFF	OFF
0	1	1	S ₃	ON	OFF	OFF	OFF

Here is a truth table that should guide you with your test.

State Table

Components required

1. Xilinx Spartan 3E FPGA board

Operation of Pasteurization Process Conitrol Digital Fundamentals



- 2. PC/Windows XP with parallel port
- 3. DB25 cable: M-FM
- 4. DB25 breakout box
- 5. J1: 6-pin adapter
- 6. J2 6-pin adapter
- 7. FPGA control program in BeerControl folder (electronic)
- 8. PC Beer model in BeerModel folder (electronic)

Hardware set up

- 1. Attach USB connector of the FPGA board to your PC
- 2. Attached power cord to FPGA board.
- 3. Attach J1 and J2 connector to Xilinx board.



4. Attach system ground to FPGA board ground.



5. Attach DB 25 cable to model PC.





Beer Model Software set up at PC

- 1. Copy BeerModel folder to C: drive.
- 2. Copy: WinIO.dll, WinIO.sys, WINIO.VXD to Windows\system32 folder. These drivers allow the Beer Model to have direct access to digital I/O at parallel port.
- 3. To run the Beer Model, double click on BeerModel.exe.

Operation of Pasteurization Process Control

Digital Fundamentals



Task 1:

Implement Beer Control using Xilinx ISE 9.2i tools for Spartan 3E FPGA board:

Part 1:

1. We need to set up our project correctly to reflect Spartan 3 FPGA board.

Open Xilinx ISE 9.2 edition software

- a. Select Start
- b. All Programs
- c. Xilinx ISE 9.2 edition
- d. Project Navigator



Or double click on the desktop icon:

1 The starting windows should look like	Xilinx - ISE - [Redirect]
	File Edit View Project Source Process Window Help
l this	= D 🖻 🖬 🖕 = 🎗 🖻 🗶 👒 🖉 🕗 🗩 米 米 🔎 🖻 🔊 = 🖉 = 🖉 = 🖉 = 🖄 🕷 🥂 💌
	# Ê 2 導業業業業 : ○ ○ ▶ ₽ ₽
	Sources X
	No project is open
	Select:
	File->Open Project
	File->New Project
	🕮 Source 🚓 Snapsh 🏠 Librarie
	Processes ×
	No flow available.

Figure 1: Xilinx Starting Window

2. Crea selectin Fi menu	te a new project by ^{Ig:} I e from the main ew Project	File	Xilinx - ISE Edit View P New Project. Open Project. Open Example	Project	Soun		
a.	In the New Project window, name your project <i>Beer Model</i> in the project name text		Close Project Save Project / lew Project Wizar	AS r d - Crea t tion for the f	e New Pro	oject	
b.	box. In the Project Location selection box, enter the folder or directory where your project will be saved. Use your name as for	S T	roject Name: Beer_Mode elect the Type of Top- op-Level Source Type HDL	Level Sourc :	e for the Pro	Project Location Documents and Settings\mat	ar\Desktop\Beer_Model



Student_Name and locate the place where you want to save all your files (i.e. C:\) c. Under Top-Level Source Type , select HDL and	
c. Under Top-Level	
Source Type.	
select HDL and	
click Next as	
shown in Figures 1-	
3	

Figure 2: New Project Window

3. We will design our Beer	🚾 New Project Wizard - Device	Properties	
Control for a particular device	Select the Device and Design Flow fo	r the Project	
"Spartan 3F FPGA"	Property Name	Value	
	Product Category	General Purpose	~
	Family	Spartan3E	×
Product Category: General	Device	XC3S500E	×
Purpose	Package	FG320	<u> </u>
Device Family: Choose	Speed	-4	×
Spartan 3E the device we will	Top-Level Source Type	Schematic	~
be using	Synthesis Tool	XST (VHDL/Verilog)	~
be using.	Simulator	ISE Simulator (VHDL/Verilog)	~
Device: XC3500E, is the	Preferred Language	VHDL	<u> </u>
specific Spartan 3E device we	Enable Enhanced Design Summary		
use. This is actually printed	Enable Message Filtering		
(very small) on the FPGA core.	Display Incremental Messages		
Package: FG320, this is the			
package type of our device	More Info	< Back Next >	Cancel
(Ball Grid Array, 320 pins)			
Sneed Grade The sneed			
are de fer this device is 1			
grade for this device is -4.			

Figure 3: Device Properties

Hit the Next button *TWICE* to go to the next menu as shown in step 4.



 4. Select Add Source and add the following existing files: Beer_PROJECT.vhd BEER.ucf as shown and then click Next. You should get the following green checkmarks if you selected the files	Add Existing Sources Add Existing Sources Source File Copy to Project Add Source BEER_PRDJECT.vhd BEER_ucf BEER.ucf Adding existing sources is optional. Additional sources can be added after the project is created using the "Project->Add Source" or "Project->Add Copy of Source" commands. More Info Cancel Adding Source Files The following allows you to see the status of the source files being added to the project, and allows you to specify the Design View association for sources which are successfully added to the project.
correctly.	the project. Design Unit Association Image: Second structure Second structure Image: Second structure Synthesis/Imp + Simulation Image: Second structure Synthesis/Implementation Only Image: Second structure OK Cancel Help
5. Review the information listed in Figure 4 to insure it matches the information in the window. Then click Finish to complete the process and verify the file name and type. Click Next once again to proceed and finish.	Device: Device: Spartan3E Device: xc3s500e Package: fg320 Speed: -4 Synthesis Tool: XST (VHDL/Verilog) Simulator: ISE Simulator (VHDL/Verilog) Preferred Language: VHDL Enhanced Design Summary: enabled Message Filtering: disabled Display Incremental Messages: disabled (Back Finish Cancel

Figure 4: Project Summary



Part 2: Program Beer Control into the Flash PROM FPGA Spartan 3 board

Generating the FPGA Configuration Bitstream File (i.e. Beer Project)

Before generating the PROM file, create the FPGA bitstream file. The FPGA provides an output clock, CCLK, when loading itself from an external PROM. The FPGA's internal CCLK oscillator always starts at its slowest setting, approximately 1.5 MHz. Most external PROMs support a higher frequency. Increase the CCLK frequency as appropriate to reduce the FPGA's configuration time. The Xilinx XCF04S Platform Flash supports a 25 MHz CCLK frequency.

Right-click **Generator Programming File** in the Processes pane, as shown in Figure 5. Left-click: **Properties**.



Figure 5: Set Properties for Bitstream Generator

Click **Configuration Options** as shown in Figure 6. Using the **Configuration Rate** drop list, choose **25** to increase the internal CCLK oscillator to approximately 25 MHz, the fastest frequency when using an XCF04S Platform Flash PROM. Click **OK** when finished.



Figure 6: Set CCLK Configuration Rate under Configuration Options

Generating the PROM File Operation of Pasteurization Process Control Digital Fundamentals



To generate the programming file, double-click: **Generate PROM, ACE, or JTAG File** in the Process pane to launch the iMPACT software, as shown in Figure 7.



Figure 7: Double-Click Generate PROM, ACE, or JTAG File

After iMPACT process starts, select **Prepare a PROM file**, as shown in Figure 8.

12	MPACT - Welcome to iMPACT
	Please select an action from the list below
	 Configure devices using Boundary-Scan (JTAG)
	Automatically connect to a cable and identify Boundary-Scan chain 😒
	Prepare a PROM File
	Prepare a System ACE File
	Prepare a Boundary-Scan File
	SVF
	O Configure devices
	using Slave Serial mode

Figure 8: Select Prepare a PROM File

Choose Xilinx PROM as the target PROM type, as shown in Figure 9. Select from any of the PROM File Formats; the Intel Hex format (MCS) is a popular format. Enter the Location of the directory and the **PROM File Name (MyBeerFlash)**. Click **Next >** when finished.

🔤 iMPACT - Prepare PROM Files		
I want to target a		
Xilinx PROM		
Generic Parallel PROM		
3rd-Party SPI PROM		
O PROM Supporting Multiple Design Versions:	Spartan3E MultiBoot	~
PROM File Format		
MCS O TEK O UFP ("C" format)		
🔿 EXO 🔿 BIN 🔿 ISC		
🔿 HEX 🔄 Swap Bits		
Checksum Fill Value (2 Hex Digits): FF		
PROM File Name: Mybeerflash		
Location: C:\Beer_Model\		Browse
	< Back Next >	Cancel

Figure 9: Choose the PROM Target Type, the Data Format, and the File Location

The Spartan-3E Starter Kit board has an XCF04S Platform Flash PROM. Select xcf04s from the drop list, as shown in Figure 10. Click Add, and then click Next.

Operation of Pasteurization Process Control Digital Fundamentals





Figure 10: Choose the XCF04S Platform Flash PROM

The PROM Formatter then echoes the settings, as shown in Figure 11. Click Finish.



Figure 11: Click Finish after Entering PROM Formatter Settings

The PROM Formatter then prompts for the name(s) of the FPGA configuration bitstream file. As shown in Figure 12, click **OK** to start selecting files. Select an FPGA bitstream file (*.bit) (BeerModel.bit). Choose **No** after selecting the last FPGA file. Finally, click **OK** to continue.

Add Device					2 🛛
Look in:	Beer_Project3	_12	•	+ 🗈 💣 🗉	-
My Recent Documents Desktop	ngo xmsgs xst beer_project.b	2			
My Documents					
My Computer					
Ny Network	File name:	beer project		•	Open
Places	Files of type:	FPGA Bit Files (*.bit)		•	Cancel



Operation of Pasteurization Process Confrol Digital Fundamentals

Rev. 12/03/09 15



🔤 🖓 Add D	evice 🗙
?	Would you like to add another device file to
\sim	Data Stream: 0
	Yes No
⊟ ÇAdd	Device X
Add	Device X You have completed the device file entry. Click 'Ok' to continue

Figure 12



When PROM formatting is complete, the iMPACT software displays the present settings by showing the PROM, the select FPGA bitstream(s), and the amount of PROM space consumed by the bitstream. Figure 13 shows an example for a single XC3S500E FPGA bitstream stored in an XCF04S Platform Flash PROM.



Figure 13: PROM Formatting Completed

To generate the actual PROM file, click **Operations** then **Generate File** as shown in Figure 14.



Figure 14: Click Operations then Generate File to Create the Formatted PROM File

The iMPACT software indicates that the PROM file was successfully created, as shown in Figure 15.



Figure 15: **PROM File Formatter Succeeded**

Program Beer Control into the FPGA Spartan 3 board Flash PROM via USB

Exit out of the Figure 15 screen, click on *Process* and *Sources* on the left hand side of the screen.



Instructor Guide



Figure 16: Generate Programming File



Figure 17: Beer_Project-bit



The second window is to program the flash ROM. Select **MyBeerFlash.mcs** and select open and then cancel the last window. Now you are ready to program your Spartan3E-Flash.



Figure 18: Program the board Flash

At this point the board flash should be programmed and ready for test.

Here is the User Constraint File "UCF" that maps inputs/outputs

# Inputs	
NET "L" LOC = "A4";	# LEVEL
NET "T" LOC = "B4";	# TEMPERATURE
NET "RESET" LOC = "D5";	# RESET
NET "CLK" LOC = "C9";	# Internal clock
# Outputs	
NET "PUMP" LOC = "A6";	# PUMP
NET "VALVE" LOC = "B6";	# INLET VALVE
NET "HEATER" LOC = "F7";	# HEATER
NET "CHILLER" LOC = "E7";	# CHILLER

Demo your working hardware to your instructor and observe the difference between TTL, Xilinx schematic and VHDL implementation.

For instructors: Sources that are used in the lab

State Diagram that is used in the StateCAD editor of Xilinx:

